Abstract
I. htroduction
Designing an analog circuit is one thing, producing it is another. Red-1ife technology parameter variations make the circuits fail for some or dl of the specifications if no precautions are t&en. me ratio of the number of successful circuits over the number of produced circuits is the toti yield. me toti yield consists of yield due to production faults and yield due to soft faults. h this paper we concentrate on the yield based on the soft faults, generated by the technology parameter variations: the parametic yield. me hard way to m&e the design more robust is to run multiple batch jobs of Monte Carlo simulations in the inner loop of an optimization routine. Because a Monte Carlo simulation consists of typically hundreds of SPICE simulations, the computational effort is so large that only a post-design yield optimization is considered.~s is the known design centering method. Starting from the nominal design a locrd optimization tries to push the performances away from the specification boundties in order to make the circuit more robust against technology parameter variations [1] . me same is true for analog circuit sizhsg or synthesis pro-*research asswi~teof theBelgim Fundof Scientific Resemh Petision to make di~ti or hard copies of W or pm of this work for personaSor cfassroom & is grantd tithout fe provided that copies are not made or dstib uted for profit or conrmerciaSadvantage and that copies k ti notice and the M titation on the fit page. To copy othetie, to repubkh, to post on servers or to redis~%ute to &te, reqcriresprior sptic pe-lon and/or a fw. ICC~8, SanJose, CA USA @ 19S AChl l-58113~&W8/0311 .S5.W grams [2] . Most of them concentrate on the nominal design only, without considering the process parameter or operating condhion variations. Performing hours of simulated anneafing for just a nominal design is only hrdf of the game. Only in [3] a first approach towards analog synthesis for manufacturability was presented that combines nornind circuit optilzation with variation rtnrdysis in an outer optimization loop. me results of the variation analysis are used to change the cost function of the inner circuit optilzation by pentizing design solutions that do not meet the specifications over the entire operating range. me approach however is extremely time consuming.
erefore, in this paper, an rdtemative approach is presented towards simultaneous circuit sizing for performance and yieldrobustness optimization. me approach results in a drastic reduction of the required CPU time, without sacrifying too much accuracy. It is based on the use of symbofic techniques to capture the behavior of a circuit in a declarative model [4] . Constraint satisfaction techniques implemented in the tool DON-ALD [5] are then used to derive an efficient sizing plan as well as an efficient yield estimation plan. Both plans are then simultaneously evaluated in the inner loop of a global optimization routine. me outcome of the optimization is a circuit design point that filfills rdl specifications and that at the same time has pushd away the performances from the specification boundaries under the influence of the yield andor Cpk measure. me paper is organized as follows. Section 2 explains the construction of the sizing plan by the DONALD tool starting from the declarative behavioral model of the circuit. Section 3 describes how we used symbolic techniques to construct the yieldrobustness estimation plan. Section 4 explains the yield optimization strategy. Section 5 shows expenmentrd results. Section 6 draws some conclusions.
. Stikg plan A declarative andyticd model of an analog circuit is mainly obtained by 2 sources: by applying symbofic methods on the circuit's graph topology and by hand. A simple i~ustrative example of the outcome for an inverter is given in Fig. 1 , where 7 equations describe the DC operating point. '4'7
Rg. 2. Depending on the input variablas, DONALD has to solve a 5x5 cluster or 2 simple equations. Fig. 2a ), where the square boxes represent the equations and the circles represent the variables. We assume that the user can give a vahre for Vdd, V,., Vin (typically half-way Vddand V.,). L. and LP can be chosen to be minimrd size. The equation manipulation tool DONALD propagates these inputs throught the graph, which is then partially directed. The tradition SPICEIike inputs (choosing WP and W., s= Fig. 2b ), lets DONALD simul~eously solve a set of 5 (possibly nofiear) equations with a notinear root solver. h this case convergence cannot be guaranteed ad the solution dso depends on the starting point. The operating point driven DC formulation [6], however, constrains node voltages and branch currents (choosing VnOUr and Id,P, as in Fig. 2c ). The DONALD program only has to solve 2 one-dimensiond nordinear equations to obtain Wn and WP, which can be executed much faster. The computational effort is drastically reduced since, for a circuit with N nodes and M MOS-transistors, solving M one-dimensiond notinear equations is of the order O (M Root(l)) (where Root(x) is the effort to solve a cluster of size x). A simulator needs m effort of the order O @oot(N)), with a risk of divergence. This approach has already been used for optimization based nominrd sizing [6] , [7] . In this paper we extend this to yield optimization.
. Yieldrobustiess wtimation plan
Our approach replaces the Monte Carlo simulations with a direct yield estimation technique. We start with a statisticrd transistor model, which gives us a reduced set of quasi-independent technology parameters 9. Then we calculate the nominal design point and then we calculate the vtirmces of rdl performance parameters y with respect to the reduced set of technology parameters 6. Using these variances, we construct an efficient representation of "yielti' based on C~/Cpk indices. Both the sizing plrm and the yield estimation plm are then placed in the inner loop of the optimization routine as explained in section 4. The flow diagram in Fig. 3 with the setup for the yield estimation plan is explained in the foflowing subsections (x stands for designable parameters and e stands for simulator variables).
A. Statistical transtitor model
The default transistor models have to be replaced by statisticrd models in order to tie the correlations of the technology param-309 eters into account. This is necessary to estimate the yield in a statistically correct way. The statistical model describes dl technological variables as a function of only 7 quasi-uncorrelated input variables, which are TOX, NSUBn, NSUBP,~.,~P, LDn md RSHn. A method for deriving such a statistical transistor model has been discussed in [S] . The Monte Carlo routine perturbes only these 7 parameters and extracts performmces from the SPICE output to construct the yield estimation figures based on a pass/fail mechanism.~Is way of calculating the yield is very costly: a large number (e.g. 300) of SPICE simulations have to be executed. Our symbotic yield estimator dso starts from the same 7 parameters 6.
B. Duect yieH estimatin
As the pass/fail measure used in Monte Carlo simulation is very rough and gives fitfle or no information about which performance does not meet its specification, another qutity measure is prefemed. The Taguchi qutity measure gives a much better idea of the qurdity of a circui~because it takes absolute variability and bias to the target spec into accounM
To ease the calculation of MTAG, two capability indices were introduced in [9]: the capability potential index CP:
and the capability pe~ormance index cpk:
The first index represents the variability, the second index the bias. As can be noticed from fomulae (2,3), these indices strongly depend on the varimces of the perfomanca. The vtiances of the 7 technological parameters are propagated through the computational path by means of sensitivities. In case 9,,~, . . . 0.=7 are not correlated, the variability of the performances can be written as fo~owx (assuming that~~j/Fj is sufficiently small). An extension has been made to DONALD (see Fig. 4 ), so that it dso builds a computational plan to crdculate dl sensitivities from the output variables w.r.t. the input variables. The sensitivities have to be hewn for every operating point x. Our Jacobians are in symbotic form, so the Jacobian updating for every ,Yis relatively cheap. This computational path is derived from the same set of equations used to determine the nominal point but W and L must be chosen as input variables. This time however, we do not solve the set of nofinear equations, but we reuse the values previously obtained in the nominal point calculation (see Fig. 4 ). Symbolic derivatives from dl equations are automatically derived. Out of this a computational path results, which is a chain of one-dimensiond and more-dimensiond subsystems of equations. The Iocd sensitivities are cdculatti using Jacobians in symbotic form. The global sensitivity matrix S; with elements S~=~~j/~Oj, is crdculated by applying the chain rule according to the computationrd plm S;=s; s:-, ...s.
where Zkare the intemd variables along the Calculation path. The crdculation of the local sensitivities is complicated but straightforward. First, at each square subsystem with equations fl, . . . , f., a distinction is made between those variables of the subsystem that have been solved by the subsystem, and those variables that are solved by previous subsystems. The former are called the output variables z""t = (z~t, . . . , z~t)= of the subsystem, the others are c~ed the input variables Zin = (ZT, ..., zy)T. For each square subsystem the change 3z0"t is then calculated of the output variables with respect to a unit change dzi" of the input variables. The local sensitivity S$' = 8zyr is solved from the fo~owing sys~m of finear equati;ns:
where dz'n = 1 and Vput = and (s)
where dl partial derivatives are in symbofic form. By multiplying Iocd sensitivity values along the computationrd path between two variables r and s, a global sensitivity value S: = r/~s can be calculated.
.
Yield Optization
We can now perform a nornind point analysis and to crdculate dl sensitivities and hence the CP/CP~values. The step towards simultaneous nominal and strttisticd optimization is smrdl by combining the approach of Fig. 4 in a optimization loop. The optimization is done stepwise, as can be seen in Fig. 5 , where the solution is gradudly narrowed by enforcing more and more constrrtink on the design [4].
The initird solvability space is narrowed by adding the fo~owing sequence of constraints to the design plan. The mrtnufacturability space~M is the set of circuits that can be produced within a given technology. The operationtity space Qo contains the circuits whose transistors are in the correct operating region. The functiontity space~F contains the designs that fulfill the design requirements (such as first order behavior for an~A). The appficabifi~space~A contains the circuits that filfifl dl specifications. The robustness space~R contains the designs that tie dl performance variations into account by retreating from the design space boundties. Once rdl specifications fulfilled, there is still room left for trade-off between different performance parameters. Whh each of these spaces inequtity functions can be associated, which in their turn comespond to penalty functions hj:
The subdivision of the solvability region Q~is reached by adding a weighted sum of penrdties to the toti cost function of the optimization routine. To assure a sequential design space pruning process, the weights W are chosen as follows the steering function for robustness gets the reference weight \~R. The penalties of the appficabihty space~A get weights of IOWR.
The weights belonging to the other spaces are 102WR for~F, Hg. 5. Spaces encountered in optimization based sizing of analog circuits. 1031VRfor Q. and, 104JVRfor~M. This way the optimizer tac~es the sizing problem in a stepwise way. First it assures the mauufacturabifity, then the operatiortrdity, the functionrdity and the appficablfity. In the finrd stage the yield estimation model is activated and the cost belonging to the not-yet optimal yield and variabitiv is addd to the globrd cost function of the optimization routine. We chose to leave out the yield estimation till the optimizer was in the appficabitity space~A, because a yield estimation in art earher stage of the optimization is computational expensive and doesn't change the problem that much. The qutity measure for robustness usd in the cost function is:
The weight factor Z acts as a penalty tem on the bias, with respect to target Spec,T. If k = Othen @i = CP,i, if L = 1 then @i = CP~,i. A value of k = 0.8 has been chosen expenmentiy. The optimization problem to be solved is then
where Rx is a hyperbox of constraints.
The circuit is a CMOS current buffer~A (see Fig. 6 ) in a 0.7u CMOS process. An arbitrary starting point (fomulated as a DC operating point) has been chosen for the optimizer. Then a simultaneous sizing and optimization is performed (in 2h15' time) with both the sizing plan and the yieldrobustrtess estimation plan (see Fig. 4 ) in the inner loop of of the armetirtg routine. In the resulting optirnizd point a Monte Carlo is run for verification. The yieldrobustuess atimation plan is extremely fast (10s) compared to Monte Carlo (300 sarnple~2h2~on a Spare Q. Such art optimization with Monte Carlo in the inner loop would take approximately 20 days! The first two columns of Table 1 contain the mean and the variance of tie performance variables, \ which come out of the yieltirobustuess estimation model. The last two columns in Table 1 give the estimate mean and variance of the performances from the Monte Carlo run.
W. Conclusions
A new statisticrd design method using symbofic techniques has been presented. A direct yield estimation model has automatic~y been derived from the whole set of symbohc design equations by constructing a computational plan to calculate symboficrdly the sensitivities of the performances w.r.t. the technology parameters. By propagating the variances of 7 quasiindependent technology parameters the qutity measures CP and CP~for the performaucm were obtained. This yield model was directly used in the inner loop of a yield optimization routine to perform simultaneous nominrd and yiel~robustness optimization. The experimented results show that the model is accurate enough to steer the optimization in the direction of a "bettef' design in a much faster way than using a simulator. Research is still to be continued to improve the yield model.
